Memristive devices have the potential for a complete renewal of the electron devices landscape, including memory, logic and sensing applications. This is especially true when considering that the memristive functionality is not limited to two-terminal devices, whose practical realization has been demonstrated within a broad range of different technologies. For electron devices, the memristive functionality can be generally attributed to a state modification, whose dynamics can be engineered to target a specific application. In this review paper, we show examples of two-terminal Resistive RAMs (ReRAM) for standalone memory and Field Programmable Gate Arrays (FPGA) applications. Moreover, a Generic Memory Structure (GMS) utilizing two ReRAMs for 3D-FPGA is discussed. In addition, we show that trap charging dynamics can explain some of the memristive effects previously reported for Schottky-barrier field-effect Si nanowire transistors (SB SiNW FETs). Moreover, the SB SiNW FETs do show additional memristive functionality due to trap charging at the metal/semiconductor surface. The combination of these two memristive effects into multi-terminal MOSFET devices gives rise to new opportunities for both memory and logic applications as well as new sensors based on the physical mechanism that originate memristance. Finally, the multi-terminal memristive devices presented here have the potential of a very high integration density, and they are suitable for hybrid CMOS co-fabrication with a CMOS-compatible process.
I. Introduction ery different applications belonging to signal processing, memory and sensing are envisaged for multi-terminal memristive devices. The possibility to build very dense crossbar arrays of twoterminal memristive devices is often seen as a disruptive technology for ultra-dense Resistive RAM (ReRAM) or Write at Once Read Many (WORM) non-volatile memory storage [1] . In this concern, all the non-volatile two-terminal memristive technologies are suitable candidates to replace flash memory in the future, given their higher density storage per cost. This feature is especially interesting because it can be utilized to stack non-volatile memory elements in the Back-Endof-the-Line (BEoL), increasing both density and access speed among logic and memory layers. Good examples are the recently proposed hybrid semiconductor/ nanowire/molecular (CMOL) integrated circuits [2] , as well as 3D ( ) Field Programmable Gate Arrays FPGA architectures with programmable ( ) Through Silicon Vias TSVs [3] (see Fig. 1 ). Moreover, the ReRAMs can be combined in new arrangements, as for instance, in the Generic Memory Structure (GMS) that enables faster data path with less area in 3D-FPGAs [4] . The two-terminal memristive crossbars can also be integrated into programmable logic array architectures to compute Boolean logic functions. The memristive crossbar architecture can be exploited to re-program itself. For instance in [5] , a very dense nanowire crossbar with TiO2 memristive junctions was used to perform logic functions and to store the result into another portion of the same crossbar. Moreover, memristive switches can be used to perform material implication function 1 and exploited to build latches that use resistance in place of voltage or charges as physical state variable [6] . Another application that can exploit the memristive functionality is related to the design of Cellular Neural Networks [7] . The Hodgkin-Huxley model for the synapse was one of the earlier examples reported by Chua and Kang [8] of systems that can be modeled with the memristor. Recently, the use of two-terminal memristive devices in combination with digital to analog converters demonstrated a way of reproducing the associative memory of animals [9] . The modification of the memristive characteristic to environmental conditions can also be utilized for different types of sensing. For instance, functionalization of nanowires with redox active molecules gives rise to the typical memristive pinched hysteresis loop [10] . Another example can be the sensing of temperature with spintronic memristor [11] . The temperature change can cause a variation of the domain-wall mobility that in turns is sensed thanks to a positive feedback loop electronics. This type of sensor has been reported to be very compact ( m 1 2 # n cell size) and to operate with very low power.
Multi-terminal memristive devices can be exploited by their additional functionality. For instance, the amplification of the filament formation in the atomic switch [12] is used to improve writing time and to reduce power consumption during switching phases. Recently, the authors demonstrated the use of threeterminal memristive Si nanowires for bio-molecule detection in dry environment [13] . More specifically, in [13] the third terminal is represented by an organic functionalization layer that wraps the Si nanowire all-around. Another example can be the use of a fourterminal GAA SB Si nanowire FETs for low current and temperature sensing, as demonstrated by the authors [14] . Regarding logic/memory applications, the integration of a three-terminal memristive device realized with Schottky-barrier polysilicon nanowire FETs demonstrated the concept of using this devices for new logic families and hybrid logic/memory gates [15] . For instance in [15] , the three-terminal configuration can be used to compute basic digital functions, such as NAND, NOR and flip-flop by using a prechargeevaluation phase scheme. Another application for the three-terminal SB polysilicon nanowire transistors can be the design of a circuit cell reproducing a hysteretical negative differential resistance [16] . In thin-polysilicon grain SB FETs, the hysteresis can arise from the granularity of the channel.
In Section II an example of fabrication and characterization of bipolar resistive RAM based on Al O 2 3 and Ta O 2 5 is discussed for standalone memory applications. Then a Generic Memory Structure (GMS) made of two ReRAM devices is presented and discussed for FPGA applications (Section III). Another example of ReRAM application is given in Section IV. Then, in Section V sensing applications for multi-terminal memristive SiNW devices are showcased. Finally, in Section VI we draw the conclusions.
II. Standalone Memories

A. Introduction
Future deeply scaled circuits will see their performances limited by the physical limitations of the materials. To keep pushing the performance of computation and the density of storage, the microelectronics industry envisages using more efficient state variable than the electronic charge. In this sense, the 1 Here, the material implication is used for a fundamental Boolean logic operation on two variables p and q such that pIMPq is equivalent to (NOTp)ORq. # with device half-pitch of 100 nm with projections of practical storage density of up to bit/cm 10 12 2 at the 10 nm technology node [17] .
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B. Fabrication
The basic device concept is a ReRAM composed of 2 metal lines crossing orthogonally and a transition metal oxide stack in between (see Fig. 2(a) ). Moreover, the shape of the Top Electrode (TE) has been fabricated such that corners are smoothed ( Fig. 2(b) ). This feature reduces the fringing field intensity at the wire ends, thus improving both reliability and scalability of the devices. Two different ReRAM (Pt/TaO /CrO /Cr/Cu x y and Al/TiO /Al 2 with the Bottom Electrode/Transition Oxide/Top Electrode order) stacks have been built and compared in terms of performance. Both stacks have forming-free property and as such they do not require special forming steps to form the devices. This is a considerable advantage for actual implementation on chip. Several devices have been built in a passive crossbar array fashion as explained in the following text. Si bulk wafers are first isolated by depositing 100 nm thick Al O 2 3 with Atomic Layer Deposition (ALD) ( Fig. 3(a) ). Then, PMMA bi-layers are patterned with e-beam lithography as lift-off masks for 10 nm/80 nm Pt Bottom Electrodes (BE) deposition ( Fig. 3(b) ). In the next step, a second lift-off mask is defined and 15 nm TaOx oxide layer ( Fig. 3(c) ) is deposited by sputtering from a Ta O 2 5 target with increasing RF power in Ar/O2 atmosphere ( Fig. 3(e) ). Finally, 50 nm/100 nm thick Cr/ Cu bi-layers TE are deposited by e-beam evaporation ( Fig. 3(d) ). For Al/TiO /Al 2 devices, the Al electrodes are deposited with e-beam evaporation while 10 nm thick TiO2 is deposited by ALD. In Fig. 4 (a) and 4(b) SEM images of 100 nm wide BE lines and 64 bit passive crossbar are shown, respectively. In Fig. 4(c) , a 3D reconstructed AFM profile is shown. About 250 individual Pt/TaO /CrO /Cr x y cross-points for area sizes varying from 100 nm # 100 nm to m m, 1 1 # n n and 64 bit crossbars with half-pitch varying from 100 nm # 100 nm to 500 nm # 500 nm are built on the same sample following the proposed fabrication steps. In Fig. 5(a) and Fig. 5(b) , a tilted SEM view, and a 3D reconstructed Cr/Cu cross-point ReRAM device. The fence-like TE enables better scalability of the cross-point device thanks to a reduction of the intense electric field distribution at the corners. AFM profile of a cross-point device with fence-like TE are shown, respectively. The X-ray diffraction pattern of Fig. 7(a) shows peaks from the TE and the Si substrate. The absence of any Ta O 2 5 or TaO2 peaks indicates that the material is in amorphous state, due to the low deposition temperature. The visible peaks are related to the presence of Cu and Cr metal layers on top of the TaO /CrO . x y The Si peak comes from the substrate and it has been utilized for the calibration of the X-ray diffractometer. The pristine ON state excludes the conductive filament mechanism and observing the double logarithmic plot of the I-V curve ( Fig. 8(a) ), quasi-Ohmic regimes . are obtained for regions far from the SET condition. Typical trap-assisted Space-ChargeLimited-Conduction (SCLC) is observed close to the SET condition. The SCLC conduction is also observed for Al/TiO /Al 2 devices ( Fig. 8(b) ) whose slopes indicate a more abrupt distribution of trap density, which can be related to the different deposition methods. In both devices, the resistive switching mechanism can be attributed to Redox reaction linked with the motion of oxygen-vacancies [18] , [19] . Moreover, structural modification is observed from the roughness profile of Pt/TaO /CrO /Cr/Cu x y cross-point after 100 cycles. As shown in Fig. 9(a) and Fig. 9(b) , the Pt/TaO /CrO /Cr/Cu x y average roughness (Ra) measured above the TE broadens. The Ra changes from a pristine 100 nm variation into a 200 nm broad window, indicating structural modification by the motion of oxygen vacancies upon switching. In addition, XPS-depth analysis ( Fig. 7(b 
C. Electrical Characterization
III. Generic Memory Structure (GMS) for Non-Volatile FPGAs
A. Introduction
While a lot of research effort targets high density ReRAM-based standalone memories [20] , the focus of this work is the usage of ReRAMs for FieldProgrammable Gate Arrays (FPGAs). The reason behind this choice is that in reconfigurable logic, up to % 40 of the area is dedicated to the storage of configuration signals [21] . Traditionally, the configuration data is serially loaded in SRAM cells, distributed throughout the circuit [22] . As a consequence, power up of the circuit is limited by the slow serial configuration. To overpass SRAM volatility and loading time issue, Flash NVM have been proposed [23] . Nevertheless, the use of an hybrid CMOS-Flash technology results in high fabrication costs. Conversely, ReRAMs are fabricated within the Back-End-of-the-Line (BEoL) metal lines, moving the configuration memory to the top of the chip and reducing the area utilization [24] . Similarly, the ReRAM cells can be utilized in combination with Through-Silicon-Via (TSVs), enabling 3-D stacked FPGA architectures [3] . In this paper, we propose a complete proof of concept of an ReRAM-based Generic Memristive Structure (GMS) circuit for FPGAs from technology development to architectural evaluation.
The main idea is to replace the pass-transistors in SRAM-based FPGAs by ReRAMs. Hence, the ReRAMs store the information in their resistive states and can be either used to route signals through low resistive paths, or to isolate them by means of high-resistive paths. Such a functionality is envisaged either to build routing Multiplexers (MUXs) or configuration nodes. In order to keep the programming complexity in the same range of SRAM-based FPGAs, we propose an efficient methodology based on the inherent GMS complementary programming. The proposed methodology, with GMS-based complementary programming has been validated by electrical measurements on a fabricated device.
B. BEoL Integration of ReRAMs
As per the previous section, ReRAMs can be fabricated within the BEoL processing. Hence, it is possible to fabricate them between two metal layers (e.g. in between Metal 1 and Metal 2). Because of the BRS of the ReRAMs of this study, depending on the forming polarity, either the Metal 1 or the Metal 2 terminal can be utilized as the positive electrode of the memory, giving two possible configurations (see Fig. 13(a) ).
C. Device Description
In the GMS, two ReRAMs are interconnected as shown in Fig. 14(a) . The positive terminal of the top memory is connected to the negative terminal of the bottom memory. This arrangement enables complementary programming of the two ReRAMs composing a GMS. We call the concurrent programming of the GMS a complementary programming operation. A similar programming scheme was previously used for low power crossbars [25] . Fig. 14(b) illustrates the programming of the top path (i.e. left to right arrow in the programming graph shown in Fig. 14(d) ). R1 and R2 are switched simultaneously to ROFF and to RON respectively. This operation is achieved by grounding the common right terminal and biasing the left terminal to Vth (which corresponds to the SET voltage -Vth for R1 and to the RESET voltage +Vth for R2). The programming of the bottom path (see Fig. 14(c) ) is obtained by inverting the Vth and the Gnd (which corresponds to the RESET voltage for R1 and to the SET voltage for R2). In addition to speed up the programming operation, due to the complementary scheme, only two voltages are needed (Gnd and Vth).
The complementary programming operation has been validated by electrical measurements, while the MUX performances have been extracted by electrical simulations. Fig. 15 depicts the resistance values of R1 and R2 of a GMSbased MUX21. Resistances are read at V . V. 0 1 READ = + After a preliminary forming step, R1 and R2 are set to R . ON The devices are then read for 10 cycles, showing a stable non-volatile resistance. Hence R1 and R2 are switched using the complementary programming operation presented in the previous section. During the first writing operation SET and RESET events are induced on R2 and R , 1 respectively (see Fig. 14(c) ) by applying a voltage pulse for s. 500 n After reading the resistance values for another 10 cycles, again validating the non-volatility of the resistance states, a second complementary switching operation is performed as depicted in Fig. 6-b . Now the resistance states of R1 and R2 are complementary switching, as seen in the reading sequence of Fig. 15 . As can be noticed the resistance values of R1 and R2 do not exactly match. This is due to the different ReRAM geometries and to the large variability of the cells utilized for the demonstrator. Nevertheless, improved variability of one order of magnitude has been demonstrated for ReRAM prototypes fabricated with industrial methods [26] .
D. GMS Memory Node
In this section, we present an elementary circuit used to move most of the configuration part of reprogrammable circuits to the back-end, reducing their impact on frontend occupancy. Such a memory node is dedicated to drive LUT inputs. The memory node is based on a unique GMS node and provides intrinsically the retained information as a voltage level. Furthermore, it shall allow a layout efficient line sharing.
1) Overall Structure
The basic memory node is presented in Fig. 16(c) . The circuit consists of 2 ReRAMs connected in a voltage divider configuration between 2 fixed voltage lines (LA and LB). The memories are used in a complementary manner, in order to improve reliability. Reliability is required as far as the output is not restored by an inverter for compactness purpose. The output is designed to place a fixed voltage on a conventional standard cell input. Read operations are intrinsic with the structure, while programming is an external operation to perform on the cell.
2) Read Operation
A voltage divider is used in this topology to intrinsically realize the conversion from a bit of data stored in the variable resistance to voltage level. Fig. 16(b) presents a configuration example where the node stores a 1. Voltage lines LA and LB are respectively connected to Vss and Vdd. For the sake of example, consider that the resistive memory R1, connected to the Vdd line, is configured to the low resistivity state. The other memory R , 2 connected to Vss, is in the high resistivity state. As a consequence, a voltage divider is configured and the output node is charged close to the voltage of the branch with a high conductivity. The logic levels depend on RON and ROFF as in the following relations.
It is also worth noticing that in continuous read operation, a current will be established through the resistors. This leads to a passive current consumption through the structure based on the following relation.
This static current can be reduced by the choice of a memory technology like Cu/TiO /Pt 2 (Table 1) maximizing the ROFF value. Fig. 16(c) presents the programming phase of the node. First, the lines LA and LB are disconnected from the power lines and connected to the programming signals. The programming signals are chosen according to the GMS programming scheme. Fig. 17 presents the programming circuits required to program an array of GMS-based configuration memories. To provide individual access, each GMS has its own selection transistor. Thus, the different lines can be shared in a standalonememory-type architecture, yielding an efficient layout strategy. The different modes and programming signals are selected by line-driving multiplexers.
3) Write Operation
E. Conclusions
This section introduced a novel design, called GMS, based on resistive memories, designed to replace traditional routing resources in reconfigurable logic circuits. Resistive RAM memories combined into a complementary switching GMS cells were used to reduce the footprint and to improve the electrical performances of the data path. The GMS cell can also be used to replace standalone memories, leading to more compact LUTs and steering logic, due to the BEoL integration of ReRAMs.
Thanks to ReRAMs, the area and the delay are reduced by 7% and 58% respectively due to the compactness and the low on-resistance of ReRAMs. 
IV. Resistive Programmable TSVs
In this section, Back-End-of-the-Line technology for 3D interconnects is addressed, as the interconnect delay is a limiting factor of semiconductor system integration. In this respect, there is a steadily increasing interest in three-dimensional (3D Figure 18 (a). The top electrode area of m 100 n by m 100 n squares were patterned by standard lithography and etched by ion milling technique. The etching step reveal the bottom Pt electrode, which can be now accessed for electrical measurements.
2) TSV Devices
The resistive switching materials were integrated with TSVs producing two different devices: ■ m 140 n TSV diameter in m 380 n thick wafer, using Pt/TiO /Pt 2 memory stack ■ m 60 n TSV diameter in m 380 n thick wafer, using Cu/TiO /Pt 2 memory stack. The relatively thin wafer is needed due to TSV aspect ratio limitation. The TSVs are fabricated using the same process in both cases. A standard optical lithography is used to define the TSV openings. The lithographic step is followed by through wafer etch, RCA wafer cleaning and thermal oxidation in water atmosphere to grow a m 3 n thick oxide. A nm 750 thick Cu layer is sputtered on the backside of the wafer and the TSVs are filled using Cu electroplating. At this step the seed layer remains on the back of the wafer and the TSV create a positive topography on the front side. 
4) TSV with Cu/TiO /Pt 2 ReRAM
For the second type of devices the wafer is polished using CMP on both sides to remove the seed layer and to planarize the surfaces. The Cu was then cleaned using an NH :H SO 
B. Electrical Characterization
Electrical measurements were carried out with an HP4156A semiconductor parameter analyzer and cascade probe station in dark conditions. For electrical contacts, standard tungsten needles with m 15 n apex diameter were placed on the top electrode area very softly, since a dependence of the switching with needle pressure has been observed, similarly to the observation of local pressure modulated conductance with AFM tips [28] . Then double I -V DC sweeps have been used to investigate the resistive switching behavior. In all the cases, bipolar switching mechanism with different write/erase window and resistance states has been observed. The measured electrical parameters are summarized in Table 1 . Figure 20(a) Figure 20(b) ). This voltage reduction is attributed to a larger surface roughness of the films deposited on the TSVs, which would lead to a denser electric field at the hillocks as well as to surface states acting as dopants for the TiO2 [29] . Similar to the planar ReRAM case, the devices are originally in the HRS, and bipolar resistive switching is obtained. Nevertheless, the SET condition is found to be only . V, 0 6 + while the RESET voltage is measured at . V. with resistance ratio of 3000 are measured.
C. Planar ReRAM Devices
V 1 + (see
E. TSV-Cu/TiO /Pt 2
Devices
Since the programming voltages also depend on the current density that can flow into the switching element, a different approach that limits the current flux is investigated. As the electrode material influences the Schottky barrier contact with the TiO2 layer [30] , [31] , that is a n-type semiconductor, an alternative device is obtained by depositing TiO2 and Pt directly on top of the Cu TSV.
Thus, thanks to a larger Schottky barrier height at the Cu TiO -2 interface, a larger programming window is obtained (Figure 20 
V. Sensing
A. Temperature Sensing with Ambipolar Si Nanowire Transistors
This section reports on the fabrication and characterization of a pA current and temperature sensing device with ultra-low power consumption based on a Schottky barrier silicon nanowire transistor. Thermionic and trap-assisted tunneling current conduction mechanisms are identified and discussed on the base of the device sensitivity upon current and temperature biasing. In particular, very low current sensing properties are confirmed also with previously reported polysilicon-channel nanowire Schottky barrier transistors demonstrating that these devices are suitable for temperature and current sensing applications. Moreover, the process flow compatibility for both sensing and logic applications makes these devices suitable for heterogeneous integration. In this work we extend the application of Si nanowires to temperature sensing. A range of device operation conditions are investigated, showing how an ambipolar device can be used for different applications, the only requirement being the biasing condition.
B. Device Description
The device scheme consists of a suspended Si nanowire having NiSi silicide source/drain junctions with 2 parallel polysilicon gates having gate-all-around (GAA) configuration on an SOI substrate. Typical Si nanowire with drop-like cross-section shape has an average diameter of nm. 100
More details can be found in [14] .
C. Device Fabrication
The process flow is based on a previously reported technique utilized for the fabrication of verticallystacked Si nanowire FET arrays [32] . Here a deep reactive ion etching technique is adapted to form a single suspended Si ribbon over the buried oxide. A sacrificial oxidation is performed to reduce the crosssection down to a 100 nm. Then a nm 20 dry oxidation is performed followed by a nm 500 polysilicon layer deposited by low pressure chemical vapor deposition. Contact regions are etched in a low temperature oxide passivation layer. Then a nm 50 Ni nm 10 + Al bilayer is evaporated and annealed to form a silicide/ Si mid-gap Schottky junction. The Al is used as a cap layer to prevent Ni oxidation during the silicidation step and to provide a good interface with final metallization. Finally, m 1 n thick Al is patterned for electrical characterizations. (1)
D. I-V Dependence
where AC is the contact area of the source to channel junction, F the electric field across the Schottky barrier, * A the Richardson's constant, h the Planck's constant, m the electron rest mass, q the elementary electron charge, Beff z the effective Schottky barrier height, T the temperature, Va the applied voltage across the Schottky junction, k the Boltzmann's constant.
1) Temperature Dependence
The Ids-Vgs dependence with T is mainly attributed to the I , th however T also influences the Itunnel since hotter carriers pass through a narrower Schottky barrier, leading to an increasing current level [33] . The IOFF current is increasing exponentially with temperature and, as suggested by Eq. 2, its main contribution is a thermionic emission component. A different behavior has been observed for the ION current. Increasing the temperature makes the ION current to decrease until the temperature reaches °C 55 and then it rise exponentially with linear increase of T. At lower temperatures tunneling and trap-assisted tunneling are more important than thermionic emission. Rising T up to C°70 makes the charges trapped into the gate oxide to un-trap, reducing the Itunnel component. A different behavior is observed for the ION currents for C T C.°°70 115 # # In this range, the ION exponentially increases with T. This effect is evidence of two main current components, for which the ION changes from a tunneling to a thermionic emission dominated regime. A set of I V ds ds -curves ( Fig. 21(a) ) taken at different temperatures at constant V m V 100 ds = and V V 5 bg = are used to extrapolate the Arrhenius plot shown in Fig. 22(a) . The constant V V 5 bg = is used to set the device operation more favorable for electron conductance at low Vgs. Constant subthreshold swings mV/dec 110 . are observed independently from the temperature (see Fig. 21(b) ). Low negative Vgs voltages ranging from V 1 -to V 0 show an almost linear slope with inverse of temperature and can be correlated to a thermionicemission regime. However, for this Vgs range the current level is on the order of fAs, which is comparable to the background noise, and it cannot be used to extrapolate the Schottky barrier height. Another distinct regime is observed for . V Vgs . V, 0 3 0 5 # # --for which the slopes are greatly affected by tunneling. This regime shows a dominant tunneling component for the two lowest temperatures. Finally, an exponential dependence with T is observed again for V V 0 gs $ with the exception of the lower temperature. All these regimes demonstrate that the current in our device is mainly thermionic for T C°70 $ and that the tunneling contribution is trap assisted. The slopes from the Arrhenius plot are then used to extract the effective Schottky barrier height Beff z with the activation energy Ea method. As shown in inset A of Fig. 22(b) , an average effective barrier height E m eV 450 5 a ! .
is found over a large range of V . V. 0 2 gs $ However, these values cannot be taken as Schottky barrier height since in this regime the device has both tunneling and thermionic components. As suggested by Svensson et al. [34] , a better evaluation of the Schottky barrier height can be taken at the maximum of Ea for low current levels. As shown in the inset B of Fig. 22(b) , this maximum corresponds to V . V 0 45 gs = -and gives a meV, 525
Beff z = confirming the mid-gap Schottky barrier height.
2) Current Sensing
Current biasing the devices with a constant Ids current makes the device to behave as a pseudo-inverter configuration with hysteretic transfer function. Thanks to the ambipolarity, the V V out i n -curves shift linearly with the applied current bias. For instance in Fig. 23(a) , low pA current levels can be either read from the high-to-low or the low-to-high transition voltage with sensitivities of mV/pA. 17
A similar biasing scheme for polysilicon nanowires has been previously characterized by the authors show a similar trend. In Fig. 23(b) , forward and reverse threshold voltages for currents between 100 fA and 500 fA show a linear increase with current.
3) Temperature Sensing Upon application of increasing temperature of operation, the hysteresis window observed in pseudoinverter biasing scheme shrinks. The crystalline Si nanowire Schottky barrier FET shows different sensitivities at different temperature regimes, depending on which mechanism dominates the conductance. Since the hysteresis is attributed to the storage of charges in either gate oxide and/or at the Schottky barrier junctions [35] , an increased hysteresis window is expected for the lowest temperatures. The highest sensitivity of mV/ C°40 is found in the T range around C°40 at which the trap tunneling mechanisms dominates. For temperatures higher than °C 55 the sensitivity tends to saturate according to the dominance of thermionic current contribution, leading to lower sensitivity of mV/ C.°10 In Fig. 23 (c) the hysteresis window shrink for increasing T when C T°C°70 100 # # is shown.
E. Bio-Sensing with Memristive Ambipolar Si Nanowires
1) Introduction
Recently, there has been an increasing interest in nanobio-sensing applications, due to possibility for minimal invasive, real-time monitoring for preventive treatments and therapy personalization [37] . In particular, onedimensional silicon nanowires are good candidates for sensing devices due to their very large surface-to-volume ratio and quantum properties [38] . However, the sensing with nanowires is only exploited by the ion-sensitive field-effect-transistor paradigm [39] . Due to the nanoscale of the fabricated geometries [40] , the recent discovery in solid-state devices of the memristive effect has been source of renewed research efforts in applications for high-density memory device [1] . The physical phenomena governing the memristive behavior are attributed to the change of an internal state variable, which modifies the conductance in a non-volatile manner [8] . As reported by Duan et al., memory devices are possible also with molecule-gated nanowire transistors by using redox active molecules [10] . In this section, we report the first evidence of unexpected new insights for a novel molecular sensing in dry conditions based on nanofabricated memristors functionalized with bio-molecular thin films.
F. Device Nano-Fabrication
The fabrication method utilizes some of the steps that were previously reported [35] for memristive Schottkybarrier silicon nanowire field-effect-transistors. The process starts from low resistivity Silicon-On-Insulator substrates, with . m 1 5 n device layer and m 3 n SiO2 insulating layer. After standard lithography, the silicon nanowire is carved anchored at the top of two silicon pillars. Then, Ni is deposited on top of the pillars with overlap on the outer portions of the silicon nanowire. Hence, an annealing step at °C 450 in a horizontal wall furnace forms NiSi contacts. Figure 24 (a) shows a nano-fabricated memristive silicon nanowire with NiSi contacts.
G. Biomolecule Self-Assembly
The silicon nanowire surface was derivatised with 3-glycidoxypropyltrimethoxysilane GPTS [41] and functionalized by covalent attachment of anti-rabbit polyclonal antibodies (AB) [42] . Antigen (rabbit antibodies, AG) interact with the functionalized wire as depicted in Figure 24 (b). 
H. Results and Discussion
VI. Conclusions
Several applications of two-terminals and multi-terminal memristive devices are discussed. Specifically, fabrication of resistive RAM memories have been presented for their potential for standalone memories. The resistive RAM can also be exploited for increased FPGA functionality, such as lookup tables, datapath routing. In here we propose the use of a generic memory structure to replace the passtransistor in SRAM-based FPGAs. Another application envisages the use of ReRAM on top of Through Silicon Via for fully-3D programmable interconnects. A low thermal budget fabrication scheme of resistive programmable TSV has been developed and discussed. In the last sections of this work, three-terminal memristive SiNW devices are exploited for sensing physical and biological quantities. Moreover, an innovative device exploiting the hysteresis of functionalized Si nanowires is a first-time approach for bio-sensing in a controlled dry environment. 
